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Abstract: The construction of the small-animal TOF PET scanner proposed for the TT-PET project
poses several technical challenges, with the need to address tight mechanical, thermal and electrical
constraints. The scanner has a length of 5 cm, an inner diameter of 3.9 cm and an outer diameter of
8.4 cm. Each of the 16 towers constituting the scanner is made of a stack of 60 monolithic silicon
detectorswith excellent time resolution, specifically developed for this project. The interconnections
necessary for the read-out and power distribution of the chips are obtained by a stacked-die wire
bonding technique. The cooling system uses micro-channel ceramic cooling blocks to extract a
power of 300W from the scanner volume. A technique to assemble the TT-PET scanner was
developed and tested. The results from the measurements on a thermo-mechanical mock-up are
presented and compared with FEA simulations.
ar
X
iv
:1
81
2.
00
78
8v
3 
 [p
hy
sic
s.i
ns
-d
et]
  1
2 M
ar 
20
19
Contents
1 The TT-PET scanner layout 1
1.1 Scanner architecture 1
1.2 Module layout and detection mechanism 1
1.3 The super-module 3
2 Electrical Interfaces 4
2.1 Power and I/O distribution 4
2.2 Dummy super-module construction and wire bonding tests 4
3 Thermal management 6
3.1 Requirements and cooling strategy 6
3.2 Cooling test on the scanner thermal mock-up 8
3.3 Test results and comparison with FEA simulations 10
4 Conclusions 13
1 The TT-PET scanner layout
1.1 Scanner architecture
The proposed small-animal TOF PET scanner (shown in figure 1) is a layered detector for 511 keV
photons based on monolithic timing pixel sensors purposely developed for this project. It will
contain 1920 detector ASICs, for a total of approximately 1.5 million pixels, corresponding to a 3D
granularity of 500×500×220 µm3. The pixel detector has a target time resolution of 30 ps rms for the
measurement of electrons over the entire detection volume, for which it requires a synchronization
of all the ASICs to a 10 ps precision. The scanner is formed by 16 identical stacks of detectors,
called “towers”, shaped as wedges and interleaved by cooling blocks (described in detail in section
3). A tower has a total thickness of 22.5mm and is formed by 60 detection layers, called modules,
grouped in super-modules of 5 layers each.
1.2 Module layout and detection mechanism
The photon detection element of the scanner is the module, which is a layered structure made of a
50 µm thick lead absorber, a dielectric spacer and a 100 µm thick monolithic silicon pixel timing
detector. A stack of two modules is shown in figure 2. The layers are connected to each other by
means of a 5 µm double-sided adhesive tape. The dielectric spacer has a thickness of 50 µm and is
made by a low permittivity material, necessary to reduce the capacitive coupling between the sensor
pixels and the lead absorber. Inside the lead layer the photon generates a high energy electron by
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Figure 1. CAD image of the TT-PET scanner, with the 16 towers and the cooling blocks between them
represented in blue. The wedge-shaped towers are formed by ASICs of three sizes, with larger ones at larger
radii.
Compton scattering or photoelectric interaction, which traverses the dielectric spacer and deposits
energy in the pixel detector. Geant4 simulations show that in almost 50% of the cases the electron
is reflected back by the following lead layer. This effect has the advantage of increasing the average
signal inside the pixel, but at the risk of increasing the cluster size for electrons emitted at large
angles. For this reason the distance between the ASIC backplane and the lead layer should be kept
as small as possible.
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Figure 2. Two detection modules, including monolithic silicon detectors, lead converters, dielectric spacers
and adhesive tape. The 60 detection modules of a tower are divided in 12 super-modules of 5 layers each.
The lead and silicon layers are glued together with 5 µm thick double-sided adhesive tape.
Three monolithic active pixel sensor types are needed to maximize the sensing area at larger radii
of the tower stack-up. The modules are then grouped in three categories according to their area:
7×24mm2, 9×24mm2 and 11×24mm2. The total power consumption scales linearly with the area
of the module. In order to cover a larger area, two chips are used in each layer, side by side.
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1.3 The super-module
The super-module consists of an assembly of 10 modules staggered in five layers as illustrated in
the central part of figure 3 and displayed at the front and rear sides. Each module is electrically
connected via wire bonds to the super-module flex PCB. The front side is the only open access for
the services of the scanner. The pigtail of each super-module connects radially to a patch panel
which distributes the power, clock and data lines. Each service flex bends radially when connecting
to the patch panel; for this reason the tower includes a stress release mechanism in order not to
transmit any force to the module stack-up and to the wire bonds located at the front side.
Wire-bond connections are made on both sides of the stack: on the top for the ASIC power and
data signals and on the bottom to reference the sensor backplane to ground. The stacked die wire
bond concept and tests are discussed in section 2.1. In the assembly sequence, the back side wire
bonds are made first, then a 300 µm thick spacer for wire bond protection is glued. The function of
the latter is to protect the wire bond inside a mechanical envelope as well as to protect the top side
wire bonds when assembling super-modules together.
Figure 3. Super-module stack-up serviced with a flex circuit at the bottom and wire bond interconnections.
In the construction, five modules are glued and staggered at the rear and front sides. A spacer with a centered
slot is glued at the bottom to protect the wire bond envelopes.
One of the challenges in the conceptual design of this detector is to keep the tower thicknesses
below 22mm1. With the nominal thickness of the components, the stack-up should reach 20.4mm
thickness. The only way to assemble such complex multilayer structure is to use a 5 µm thick double
coated adhesive tape that should allow matching the above requirement.
1The size of the scanner was calculated to allow its insertion in a small animal MRI machine, with the target of
performing combined PET/MRI scans on mice.
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2 Electrical Interfaces
2.1 Power and I/O distribution
The challenge of providing interconnections to all the chips in a super-module imposed the de-
velopment of a specific communication protocol that allows the 10 ASICs to be connected in a
daisy-chain and behave as a single larger chip. In this way, most of the signals can be provided
to the super-module with a single line, being then shared or connected only to the first chip in
the chain and then propagated from chip to chip. The only exception to this strategy is the global
synchronization signal: while it is logically the same signal being distributed to all chips, having a
low-jitter line is very important to the chip performance, as any uncertainty on this signal is directly
added to the time resolution of the system. It was thus chosen to provide a separate differential
synchronization line to each chip. Table 1 lists the signals needed for each ASIC.
Signal Differential Type of connection
Analog VDD No Shared
Digital VDD No Shared
Analog Gnd No Shared
Digital Gnd No Shared
HV No Shared
Guard ring bias No Shared
Sync Yes Point-to-point
MOSI Yes Daisy-chained
MISO Yes Daisy-chained
Clock out Yes Daisy-chained
Trigger Yes Daisy-chained
Reset No Shared
Table 1. List of signals that the super-module needs to operate and communicate to the readout system.
Daisy chaining lines from chip to chip means that it is necessary to connect chips physically stacked on top
of each other.
2.2 Dummy super-module construction and wire bonding tests
Two PCBs (shown in figure 4) were designed and produced with a standard glass-reinforced epoxy
laminate substrate, to study the feasibility of the electrical interconnection between the modules
and the upstream services. The first one, simulating the super-module flex connected the read-out
electronics, was designed with a resistor network to check the integrity of the circuitry after wire
bonding. The second dummy board was designed to mimic the module bond-pad interconnections.
It has a ~200 µm thickness and a similar surface area to the ASIC. An additional requirement of the
final stack-up is an adhesive layer between modules offering a small and uniform thickness. The
5 µm double-coated adhesive tape used for this test was originally developed for compact electronics
applications such as cellular phone and digital cameras. The adhesion performance was found to be
exceptionally good in terms of shear strength while remaining acceptable with respect to the peeling
characteristics. A first test showed how the wire bonding process often failed in the presence of a
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small bow of the glued substrates, as the bow was causing the edge of the dummy chips to lift by a
few microns.
The application technique and sequence were optimized in order to obtain a reliable adhesion
performance of the tape, as the procedure proved very sensitive to them. With the new procedure
the adhesion was very consistent for glass, plastic and low-surface-roughness metal samples. No
visible trapped air bubble was detected and the measured thickness was uniform within 1 µm.
Figure 4. Layout of the PCBs used for wire bonding tests. On the left, the smaller PCB simulating the ASIC,
on the right the bigger one hosting the stack to be tested that emulated the sumer-module flex.
Independent measurements were made to assess the resistance to shear stress and all the values
consistently exceeded the specifications given by the manufacturer of 265N for an adhesion surface
of 20×20mm2 at room temperature. Thermal cycling tests were also performed between 10 and
50 ◦C without any visible change, which is consistent with the technical datasheet for which adhe-
sion performance was given for a range of 10 to 80 ◦C.
The staggered assembly of the five dummy modules was made with a simple jig with alignment
pins. The step depth was designed to be 500 µm, which is considered a realistic target for the wire
bonding access in between the layers. The thin tape was first attached to each module and then the
liner was removed only when connecting the modules to the parts already assembled. The modules
were handled with a vacuum tool and the application force was applied according to the successfully
tested procedure. The wire-bonding was then made targeting a maximum loop height of 200 µm
and a maximum and uniform pull strength of more than 10 g. The measurements on the stack-up
showed a maximum loop height of about 70 µm and an average pull strength of 12 g with less than
5% dispersion.
A wire-bond routine was made to test the reliability of the process. Two samples were wire bonded
without any failure and completed in less than 15 minutes each. The samples were then cycled ten
times in temperature inside a climate chamber from 0 to 50 ◦C and the electrical continuity was
successfully checked with a resistor network and probe pads on the larger PCB.
A protection technique consisting of spraying the wire bonds with polyurethane in order to protect
them against possible chemical issues due to water contamination or non-intentional mechanical
stresses was also used2. After this procedure, additional thermal cycling tests were performed,
without showing any measurable degradation.
2 The same technique was tested for the Insertable Barrel Layer of the ATLAS experiment at CERN[1].
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Figure 5. Pictures of the stacked wire-bond test. The left picture shows the staggered assembly glued
together using ultra-thin double coated tape. The central picture illustrates the wire bond made over the six
pad layers. The right picture was taken with a microscope showing the bond foot of three layers.
3 Thermal management
3.1 Requirements and cooling strategy
Each TT-PET monolithic chip features many detection channels, that are required to be powered at
all times. While the front-end uses a relatively low power compared to similar detectors (less than
80mWcm−2, see [2] and [3]), this number is still much higher than the power consumption of any
other block inside the ASIC (TDC, readout logic...) due to the high granularity of the sensor. We
can thus assume that all the power is drawn by the pixel front-ends, placed in two rows at the long
edges of the chips.
In terms of thermal management of the detector the key items in the design are the cooling blocks
that are interposed between the towers. The total power to be dissipated is not very high (~300W)
but is contained in a small and confined volume. Therefore, particular attention has to be taken to
ensure sufficient flow for the cooling fluid. The cooling block has to extract the heat through the
fluid circulating across the channels. The challenge is to identify a non-metallic material that can
be built with micro-channeling circuitry, which could be interfaced to the outside world through
pipes and manifold systems. The target minimum Heat Transfer Coefficient (HTC) for the cooling
blocks estimated from FEA simulations is 4000Wm−2K−1.
In order to qualify possible materials and designs, prototypes of the cooling blocks were built and
later used in a thermal mock-up of the scanner tower.
Figure 6. Two types of cooling blocks were produced based upon the same design. One made of aluminum
(on the left) and the second made of aluminum oxide ceramic (on the right).
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The wedge structure of the tower was simplified for the cooling block prototypes using a uniform
thickness along the block length and width. The two types of blocks, shown in figure 6. one
made of aluminum and another made of aluminum oxide ceramic (AlO3), were fabricated by laser
sintering method to assess their feasibility, performance and reliability. The typical precision that
is achievable with laser sintering is in the order of 100 µm in all directions, and the minimum wall
thickness guaranteed by manufacturer is 400 µm. The design of both the thermal mock-up (see
figure 7) and the final version is done according to the aforementioned constraints. The process
was found to be feasible in terms of manufacturability, but offered a poor yield. Out of the six parts
produced two were showing an excellent coolant flow while the other four failed due to partial or
full clogging. The main reason is that the ratio between the channel length and its diameter is such
that the channels cannot be evacuated easily during the construction and residual material tends to
clog the pipes after a while. The final design will be modified so that the diameter of the hole will
increase by about 50% while the wall thickness will be kept the same.
Figure 7. Drawing of the cooling block for the thermal mock-up. Dimensions are in mm.
In the thermal mock-up the inlet/outlet fittings and U turns were 3D-printed with clear resin in
stereo lithography techniques. This is a solution to investigate for the final version, whereas the
access and spac between towers are very limited (standard flexible pipes in the lowest radii might
interfere with module flexes).
As a result of this test, the diameter of the final cooling block (see figure 8) is foreseen to be 1.3mm
and the inter distance between channels is balanced over the block height. This will limit the effect
of channel clogging. To reduce the risk even more, the cooling block will be divided in 3 parts:
the central and “linear” segment (only straight channels to ease the “cleaning” after processing),
and 2 extremities that will be glued and sealed together. Figure 9 shows the limited space available
at small radius in the tower assembly. A design currently under study foresees to produce also
the extremities with laser sintering, integrating the needed channel U turns and organizing the
inlet/outlet fitting at higher radius to avoid any interference with the module flexes.
Themanifolding between towers will be organized outside the detector envelope, so that only 2 pipes
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Figure 8. Cross section of the modified cooling block proposed for the final design, with thicker holes
compared to the measured prototype.
will get in and out from the patch panel with flexible tubing. More detailed studies will be done on
the connections (fitting parts) of the cooling blocks to allow formodularity and ease ofmaintenance.
Figure 9. CAD drawing of the inlet/outlet cooling block pipes.
3.2 Cooling test on the scanner thermal mock-up
A thermal mock-up of the tower (shown in figure 10) was built to demonstrate the feasibility of the
tower assembly with the interface to the cooling block, and to verify that the operating temperature
remains below 40 ◦C. The mock-up was connected to a chilled water system with a regulated inlet
temperature at about 10 ◦C and no pipe insulation installed along the distribution lines. In this
condition a relative humidity of less than 50% at an ambient temperature of 21 ◦C is required in
order to stay below the dew point. The integrated electronics does not have strict temperature
constraints, but the assembly must remain mechanically stable with minimum built-in stresses due
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to CTE mismatch. The total power, estimated to be 18W per tower, requires to have a cooling
capacity of 320W including 10% coming from the service power losses.
The thermal mock-up was equipped with heater pads and temperature sensors. The tower consisted
of 12 super-modules each composed of 5 parts with a maximum area of 51×15mm2. Each super-
module includes:
• 1 laser-cut bare 300 µm thick silicon die
• 1 stainless steel water jet cut with a thickness of 1mm
• 1 thermo-foil heater pad capable to deliver up to 20W with an intrinsic resistance of ~40Ω
and with a maximum thickness of 250 µm
• 1 thin film NTC thermistor with a maximum thickness of 500 µm
• 3 layers of ultra-thin double side adhesive tape of 5 µm thickness
The overall thermal super-module thickness is nominally 1.565mm, not far from the target value
for the real super-module, and it is made of materials with very similar thermal conductivities. An
FEA model was built with this thermal mock-up to make comparisons with the measurements. In
order to service the super-module tower the orientation of the odd and even super-module services
was alternated given the inflation of thicknesses at the location of the soldering pads transition
between the kapton and the wires as illustrated in figure 10.
Figure 10. On the left is a CAD view of the thermal super-module with the cooling block attached and
the pipe interconnection represented in translucent color. On the right is a picture of the thermal mock-up
showing services of the odd and even super-module exiting on the two sides.
The cooling blocks were thermally bonded at the side of the stack-up with a thermal paste interface
and held with two nylon screws on each side (see figure 11). The system was serviced with flexible
silicon pipes that minimize the stress at the stereo-lithographic fittings of the cooling blocks. The
cooling was set-up with a manifolding system to have parallel flow in the two blocks. In addi-
tion, each cooling block was equipped with a heater pad allowing the injection of the equivalent
power coming from the neighboring tower and with an NTC temperature sensor. The readout
system of the NTC temperature sensors uses custom CAN controller readout boards. Each of the
boards can handle up to 12 ADC channels, so two readout boards were daisy chained via the CAN
interface links. Data were transferred to the PC via a CAN to USB interface. The system was
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designed to have a resolution of 0.1°C. In order to avoid systematic errors and reach the desired
accuracy, each of the sensors connected to the board was calibrated for temperatures in a range be-
tween 5 and 40 ◦Cwith a step of 2 ◦C. The linearity error in this range was found to be less than 2%.
Figure 11. Thermal mock-up with cooling blocks. The red wires are servicing the heater pads which are
segmented into four power supply channels. The inlet and exhaust tubes are split in order to circulate the
cooling fluid in parallel into the two blocks.
3.3 Test results and comparison with FEA simulations
The flow speed of the coolant has a direct impact on the HTC and an asymmetry between the
two blocks can lead to an undesired temperature distribution. Therefore, due to the yield issues
described in section 3.1, for the measurement campaign the mock-up was connected to the two
cooling blocks with the best coolant flow, one aluminum block on one side and a AlO3 ceramic one
on the other side. The total power of up to 36W was injected in 4 different points:
• 18W distributed uniformly to the two heater pads of the cooling blocks
• 6W distributed uniformly to the 4 super-modules of the lower group
• 6W distributed uniformly to the 4 super-modules of the middle group
• 6W distributed uniformly to the 4 super-modules of the upper group
In this set-up, thanks to parts made in stereo lithography, it was possible to precisely monitor the
temperature of the coolant at the inlet and outlet of the manifold by inserting and gluing an NTC film
sensor inside a little slit, directly in contact with the cooling fluid. This feature allows measuring the
power exchanged between the set-up and the environment through the aluminum jig and base plate.
This power was measured to be approximately 6W, a sixth of the total injected power. Moreover,
even if the coolant temperature was set at 10 ◦C there was an increase in temperature of 1.8 ◦C due
to the relatively long flexible pipe (~4m back and forth). The HTC was estimated by measuring the
temperature difference when no power was injected into the setup and when the full power was set,
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normalizing the result by the total surface between the cooling fluid and the block participating in
the thermal exchange. Since it was not possible to measure the coolant temperature independently
at the outlet of the two cooling blocks, the HTC was obtained averaging the heat exchange for the
two types of blocks in such condition and found to be ~8000Wm−2K−1. This value together with
the environmental temperature was then used in a thermal FEA simulation to validate the thermal
model. The temperature distribution of the super-modules ranges from 18 to 26 ◦C at the full power
Figure 12. Temperature distribution of the set-up at various steps of the cooling and power configuration
(top) as compared to the temperature distribution of the 12 super-modules (bottom).
of the heaters (as shown in figure 12). The first dummy super-module has the lowest measured
temperature because of the effect of the base plate. All the measurements show that the target of
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a maximum temperature of 40 ◦C is achievable for a detector consisting of 16 towers and a power
consumption of 300W, at the condition that a coolant flow inside the blocks are guaranteed and
that the minimum HTC value of 4000Wm−2K−1 is reached.
An FEA model, shown in figure 13, was designed to be as close as possible to the real test bench in
terms of geometry and materials, including:
• 3×4 modules (as described previously)
• 1 aluminum cooling block
• 1 ceramic AlO3 cooling block
• 1 aluminum base block (assembly jig)
• 1 aluminum base plate providing a thermal boundary condition (19 ◦C temperature at the
bottom surface)
Figure 13. Assembly model of the full system (left) and sub-model of a super-module stack (right). The
silicon plate is shown in blue, while the steel plate in gray. The heater pad where the heat flux is applied is
at the very bottom.
The 12modules are thermally connected to the side cooling blocks by thermal glue (loaded epoxy or
equivalent). The blocks in the mock-up were insulated from the aluminum base block by interfacing
Nomex foils. This is accounted for into the FEA model. The simulation was performed using the
following setup.
Boundary conditions:
• The temperature is set at 19 ◦C at the bottom side of the base plate in aluminum (constant).
• The air convection (19 ◦C) is applied to the side of the cooling blocks (vertical) + the horizontal
surfaces of the top module and the aluminum parts (HTC = 1Wm−2K−1)
• The coolant (water for inlet/outlet) through the cooling block channels is considered as a
convective temperature applied to the surfaces (channels).
Loads:
• A heat flux is applied to each heater pad, corresponding to 18W in total (2.4mWmm−2)
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• 2 heat fluxes are also applied to the cooling blocks sides to account for the effect of adjacent
modules (9W per cooling block, equivalent to 0.07Wmm−2)
The coolant temperature at the inlet and outlet of the manifold was set respectively to 11.8 ◦C and
16 ◦C, in accordance with the measurements on the mock-up. However, since the blocks are quite
different (due to heat loss variations and different flows, leading to different HTCs), the temperature
of the coolant in each block is expected to be different. The FEAmodel simulates the two blocks in-
dependently in terms of HTC and temperature. In the first simulation an HTC of 10 000Wm−2K−1
for the AlO3 and 6000Wm−2K−1 for the aluminum block were set. In this condition the max-
imum temperature difference between the simulation and measurement was of 2 ◦C. To improve
the matching between the simulation and the measurements, a parametric optimization on the two
HTC values was performed. The optimal values of the HTCs are respectively 5000Wm−2K−1 for
the aluminum and 9000Wm−2K−1 forthe AlO3 block, for which the temperature mapping at full
power (36W) is shown in figure 14. The asymmetry between the two cooling blocks is clearly
visible: temperatures on the cooling blocks have a discrepancy of 2 to 3 ◦C for the same coolant
temperature. The results, shown in table 2, show good accordance with the measurements with an
average error of less than 1 ◦C, offering a good starting point towards simulations of the full scanner.
MOD # Measurement Temp (◦C) FEA Temp (◦C)
1 18.0 19.6
2 20.5 20.6
3 19.3 22.5
4 21.8 22.9
5 21.0 24.0
6 23.6 24.3
7 23.1 24.8
8 24.8 24.8
9 24.6 25.0
10 25.6 24.8
11 24.0 25.0
12 26.0 24.6
Table 2. List of measured and simulated temperature on each module of the thermal mock-up
4 Conclusions
The TT-PET small animal scanner has an innovativemulti-layer layout that presentsmany challenges
in terms of implementation and production. In particular for what concerns the connection of
electrical interfaces and services and the cooling of a system of this complexity in which the
detector dead area must be minimized. A stacked wire-bond scheme was proposed. Test results on
dummy substrates proved successful, showing a reliable and reproducible interconnection technique
for the daisy-chained silicon detectors. 3D-printed cooling blocks using different materials were
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Figure 14. Temperature mapping of the system after HTC fine tuning. On the left, the entire block is
depicted, while on the right only the module is shown. The temperatures ranges from 19 ◦C to 25 ◦C at NTC
locations (in the voids between modules).
produced and found to be performing according to simulations. Although they are capable of
dissipating the power produced by the scanner, a new design is being investigated to improve the
yield of the manufacturing process.
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